

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

Transistor Structures, Methods of Incorporating
Nitrogen into Silicon-Oxide-Containing Layers;
and Methods of Forming Transistors

* * * * *

INVENTORS

Gurtej S. Sandhu
John T. Moore
Neal R. Rueger

ATTORNEY'S DOCKET NO. MI22-1373

EL 844055129

1 Transistor Structures, Methods of Incorporating Nitrogen into Silicon-
2 Oxide-Containing Layers; and Methods of Forming Transistors

3 **TECHNICAL FIELD**

4 The invention pertains to methods of incorporating nitrogen into
5 silicon-oxide-containing layers, and in particular application pertains to
6 methods of forming transistors. The invention also pertains to transistor
7 structures.

8

9 **BACKGROUND OF THE INVENTION**

10 It can be desirable to incorporate nitrogen into silicon-oxide-
11 containing layers during formation of semiconductor devices. For
12 instance, it can be desirable to incorporate nitrogen into gate oxides
13 (which typically are silicon dioxide) to reduce dopant penetration through
14 the oxides. Methods have been developed wherein nitrogen is
15 incorporated into a gate oxide during deposition of the gate oxide by
16 including nitrogen species amongst the deposited materials. It can,
17 however, be difficult to control nitrogen location within silicon-oxide-
18 containing layers formed by such techniques. Accordingly, it would be
19 desirable to develop alternative techniques for incorporating nitrogen into
20 silicon-oxide-containing layers.

SUMMARY OF THE INVENTION

2 In one aspect, the invention encompasses a method of
3 incorporating nitrogen into a silicon-oxide-containing layer. The silicon
4 oxide-containing layer is exposed to a nitrogen-containing plasma to
5 introduce nitrogen into the layer. The nitrogen is subsequently thermally
6 annealed within the layer to bond at least some of the nitrogen to
7 silicon within the layer.

8 In another aspect, the invention encompasses a method of forming
9 a transistor. A gate oxide layer is formed over a semiconductive
10 substrate. The gate oxide layer comprises silicon dioxide. The gate
11 oxide layer is exposed to a nitrogen-containing plasma to introduce
12 nitrogen into the layer, and the layer is maintained at less than or equal
13 to 400°C during the exposing. Subsequently, the nitrogen within the
14 layer is thermally annealed to bond at least a majority of the nitrogen
15 to silicon. At least one conductive layer is formed over the gate oxide
16 layer. Source/drain regions are formed within the semiconductive
17 substrate, and are gatedly connected to one another by the at least one
18 conductive layer.

19 In yet another aspect, the invention encompasses transistor
20 structures.

10050343-041502

1 BRIEF DESCRIPTION OF THE DRAWINGS

2 Preferred embodiments of the invention are described below with
3 reference to the following accompanying drawings.

4 Fig. 1 is a diagrammatic, cross-sectional view of a semiconductor
5 wafer fragment at an initial processing step of a method of the present
6 invention.

7 Fig. 2 is a view of the Fig. 1 wafer fragment shown at a
8 processing step subsequent to that of Fig. 1.

9 Fig. 3 is a view of the Fig. 1 wafer fragment shown at a
10 processing step subsequent to that of Fig. 2.

11 Fig. 4 is a view of the Fig. 1 wafer fragment shown at a
12 processing step subsequent to that of Fig. 3.

13 Fig. 5 is a view of the Fig. 1 wafer fragment shown at a
14 processing step subsequent to that of Fig. 4.

15 Fig. 6 is a view of the Fig. 1 wafer fragment shown at a
16 processing step subsequent to that of Fig. 5.

17

18 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

19 This disclosure of the invention is submitted in furtherance of the
20 constitutional purposes of the U.S. Patent Laws "to promote the progress
21 of science and useful arts" (Article 1, Section 8).

22 A method of the present invention is described with reference to
23 Figs. 1-6. Referring initially to Fig. 1, a semiconductor wafer fragment

10 comprises a substrate 12 having a silicon-oxide-containing layer 14
2 formed thereover. Substrate 12 can comprise, for example,
3 monocrystalline silicon lightly-doped with a background p-type dopant.
4 To aid in interpretation of the claims that follow, the terms
5 "semiconductive substrate" and "semiconductor substrate" are defined to
6 mean any construction comprising semiconductive material, including, but
7 not limited to, bulk semiconductive materials such as a semiconductive
8 wafer (either alone or in assemblies comprising other materials thereon),
9 and semiconductive material layers (either alone or in assemblies
10 comprising other materials). The term "substrate" refers to any
11 supporting structure, including, but not limited to, the semiconductive
12 substrates described above.

13 Silicon-oxide-containing layer 14 can comprise, for example, any
14 material comprising silicon oxide, including, for example, silicon dioxide,
15 borophosphosilicate glass (BPSG), etc. In a particular embodiment of
16 the present invention, layer 14 comprises silicon dioxide, and is ultimately
17 utilized as a gate oxide layer in a transistor structure. In such
18 embodiment, layer 14 can have a thickness of from about 5 \AA to about
19 60 \AA . Oxide layer 14 has a lower surface 15 on substrate 12 and an
20 upper surface 17 above substrate 12 and opposing surface 15.

21 Referring next to Fig. 2, oxide-containing layer 14 has nitrogen
22 (shown in Fig. 2 as "N") implanted therein. The nitrogen within layer
23 14 is shown by stippling, and a dashed line 16 is shown to indicate a

1 lowermost boundary of the implanted nitrogen. A predominant portion
2 of the implanted nitrogen is preferably within an upper half of oxide
3 layer 14, and more preferably within an upper third of oxide layer 14.
4 In particular embodiments, an entirety of the implanted nitrogen is in
5 an upper half of oxide layer 14, and the entirety of the implanted
6 nitrogen can be in an upper third of oxide layer 14, the upper fourth
7 of layer 14, or the upper fifth of layer 14, for example.

8 An exemplary method of providing nitrogen within oxide layer 14
9 is to expose layer 14 to activated nitrogen from a nitrogen-containing
10 plasma and thereby introduce nitrogen into layer 14, with the term
11 "activated" indicating that the nitrogen species is different than the form
12 of nitrogen fed to the plasma. An activated nitrogen species can
13 comprise, for example, a nitrogen ion or a nitrogen atom in an energy
14 state higher than its ground state. Introduction of nitrogen into layer 14
15 forms a nitrogen-enriched upper region 18 of layer 14 and a non-
16 nitrogen-enriched region 20 beneath region 18.

17 The nitrogen-containing plasma can be formed from, for example,
18 N₂, NH₃ and/or N₂O. The plasma can be predominantly composed of
19 nitrogen-containing species, consist essentially of nitrogen-containing
20 species, or consist entirely of nitrogen-containing species. In exemplary
21 embodiments, layer 14 is maintained at a temperature of less than or
22 equal to 400°C during the exposure to the nitrogen-containing plasma.
23 Such can alleviate diffusion of nitrogen into a lower half of oxide

1 layer 14. Particular exemplary temperatures can be from 50°C to 40
2 with a suitable temperature being about 65°C. The nitrogen-contai
3 plasma can be maintained with a power of from about 500 watts
4 about 5,000 watts during exposure of layer 14 to the plasma, and
5 particular embodiments can be maintained with a power of from ab
6 500 watts to about 3,000 watts during the exposing. A pressure wit
7 a reaction chamber comprising the plasma and oxide layer 14 can be le
8 than about 3 Torr, and can be, for example, from about 5 mTorr
9 about 10 mTorr. The time of exposure of layer 14 to the nitrogen
10 containing plasma is preferably for a time of less than or equal to abou
11 1 minute, and in particular embodiments can be for a time of fron
12 about 3 seconds to about 1 minute. An exemplary process utilizes an
13 exposure time of from about 10 seconds to about 15 seconds.

14 Referring to Fig. 3, layer 14 is exposed to an annealing
15 temperature which causes at least some of the nitrogen within region 18
16 to bond to silicon proximate the nitrogen and accordingly form Si-N
17 bonds which retain the nitrogen within layer 14. The annealing can
18 comprise thermal processing at a temperature of less than 1,100°C for
19 a time of at least 3 seconds, and can comprise, for example, a
20 temperature of 700°C for a time of about 30 seconds, or 1,050°C for
21 a time of about 5 seconds. Alternatively, the annealing can comprise
22 rapid thermal processing (RTP) utilizing a ramp rate of at least
23 50°C/second to a temperature of less than 1,000°C, with such

1 temperature being maintained for at least about 30 seconds. Suitable
2 processing can include a temperature of about 900°C for a time of about
3 60 seconds.

4 Preferably, a predominant portion of the nitrogen within layer 14
5 is bonded to silicon of the layer during the annealing, and more
6 preferably, all of the nitrogen within layer 14 is bonded to silicon during
7 the annealing. The bonded nitrogen is precluded from migrating
8 downwardly into layer 14, and accordingly is locked into region 18. In
9 exemplary embodiments, the nitrogen does not migrate below an upper
10 half of oxide region 14 during the annealing, and accordingly, the
11 nitrogen preferably remains within an upper half of layer 14 after the
12 annealing. In other exemplary embodiments, the nitrogen does not
13 migrate below an upper third of layer 14 during the annealing, and
14 accordingly is retained in an upper third of layer 14 after the annealing.
15 Additionally, an entirety of the nitrogen can be in upper fourth of layer
16 14 after the annealing, or in an upper fifth of layer 14 after the
17 annealing. In particular embodiments of the invention, there is no
18 measurable nitrogen below the top 50% of layer 14, and in exemplary
19 embodiments there is no measurable nitrogen below the top 10Å of
20 layer 14.

21 A reason for which it is desired to keep nitrogen in an upper
22 half, or more preferably an upper third, of layer 14 is to alleviate any
23 possibility that nitrogen will migrate through layer 14 and to an upper

surface of substrate 12. If nitrogen should reach the upper surface of substrate 12, such can effectively alter a dopant concentration within the effected region of substrate 12, and change electrical characteristics of devices ultimately formed over substrate 12. For instance, if oxide layer 14 is ultimately utilized as a gate oxide, then the region of substrate 12 beneath oxide layer 14 will be a channel region of a transistor gate. If nitrogen migrates through layer 14 and into the channel region, such can affect a threshold voltage of a transistor device, and destroy the device for its intended purpose.

Referring to Fig. 4, a stack 30 is formed over layer 14. Stack 30 comprises materials which are ultimately to be patterned into a transistor gate, and accordingly comprises at least one conductive layer. In the shown embodiment, stack 30 comprises two conductive layers, and specifically comprises conductive layers 32 and 34. Stack 30 further comprises an insulative layer 36 formed over conductive layers 32 and 34. Conductive layer 32 can comprise, for example, conductively-doped silicon such as, for example, conductively-doped polysilicon, and can be doped with either n-type or p-type conductivity-enhancing dopant. Conductive layer 34 can comprise, for example, a metal silicide, such as, for example, tungsten silicide or titanium silicide. Insulative layer 36 can comprise, for example, silicon nitride.

If conductive layer 32 comprises conductively-doped silicon, the nitrogen within layer 14 can block migration of dopants from polysilicon

1 32 into substrate 12. Such can alleviate problems which would otherwise
2 occur if dopant were to migrate through oxide layer 14 and into the
3 substrate 12. Problems which can occur through dopant migration from
4 conductively doped layer 32 into substrate 12 are similar to the problems
5 discussed above which can occur if nitrogen migrates from region 18 of
6 oxide layer 14 into substrate 12, and correspond to problems associated
7 with undesired doping of a channel region formed in substrate 12. Such
8 problems can be particularly severe if p-type doped polysilicon is utilized
9 as a conductive material in forming a PMOS device.

10 Referring to Fig. 5, oxide layer 14 and stack 30 are patterned into
11 a transistor gate structure 40. Such patterning can be accomplished by,
12 for example, photolithographic processing wherein a masking layer (such
13 as photoresist) is formed over stack 30 and a pattern is transferred from
14 the patterned masking layer to stack 30 and oxide 14. The masking
15 layer (not shown) can then be removed after transfer of the pattern to
16 lead to resulting structure 40. It is noted that although oxide layer 14
17 is shown patterned together with stack 30, the invention encompasses
18 other embodiments wherein only stack 30 is patterned.

19 Lightly doped diffusion (Ldd) regions 42 are shown formed
20 adjacent structure 40, and can be formed by, for example, implanting a
21 conductivity-enhancing dopant into substrate 12 after forming patterned
22 gate structure 40. Regions 42 can comprise one or both of either n-
23 type conductivity-enhancing dopant or p-type conductivity-enhancing

1 dopant, depending on the type of transistor device which is ultimately
2 to be formed, (i.e., depending on whether the device is to be a PMOS
3 transistor or an NMOS transistor).

4 Referring to Fig. 6, sidewalls 44 are shown formed adjacent gate
5 structure 40. Sidewalls 44 typically comprise an insulative material, and
6 can comprise, for example, silicon dioxide or silicon nitride. Sidewalls 44
7 can be formed by, for example, forming a layer of material over
8 substrate 12 and structure 40, and subsequently anisotropically etching the
9 layer of material to leave sidewall spacers 44 along sidewalls of
10 structure 40.

11 Source/drain regions 46 are shown formed within substrate 12 and
12 adjacent lightly doped diffusion regions 42. Source/drain regions 46 can
13 be formed by, for example, implanting conductivity-enhancing dopant into
14 substrate 12 after formation of sidewall spacers 44. Source/drain
15 regions 46 are preferably heavily-doped (i.e., doped to a concentration
16 of greater than 1×10^{19} atoms/cm³) with conductivity-enhancing dopant.
17 The conductivity-enhancing dopant can be either n-type or p-type
18 depending on the type of transistor device which is ultimately to be
19 formed.

20 Gate structure 40, together with regions 42 and 46, defines a field
21 effect transistor. A channel region 48 of such transistor is defined to
22 be beneath oxide layer 14. Structure 40 can be utilized to control
23

1 channel region 48 so as to gately connect a source/drain region on one
2 side of gate 40 with a source/drain region on other side of gate 40.

3 It is noted that the structures of Figs. 4-6 are not drawn to scale,
4 and specifically that layer 14 is shown much larger in proportion to
5 layers 32, 34 and 36 than would typically occur in actual structures.
6 Layer 14 is shown in such proportion to permit the portions 18 and 20
7 of layer 14 to be clearly illustrated in the drawings.

8 In compliance with the statute, the invention has been described
9 in language more or less specific as to structural and methodical
10 features. It is to be understood, however, that the invention is not
11 limited to the specific features shown and described, since the means
12 herein disclosed comprise preferred forms of putting the invention into
13 effect. The invention is, therefore, claimed in any of its forms or
14 modifications within the proper scope of the appended claims
15 appropriately interpreted in accordance with the doctrine of equivalents.

16

17

18

19

20

21

22

23